


SM15N10

100V N-Channel

Features:

- Low Intrinsic Capacitances.
- Excellent Switching Characteristics.
- Extended Safe Operating Area.
- Unrivalled Gate Charge : $Q_g = 12.5\text{nC}$ (Typ.).
- $\text{BVDS}=100\text{V}, I_D = 15\text{A}$
- $R_{DS(\text{on})} : 0.14\Omega$ (Max) @ $V_G=10\text{V}$
- 100% Avalanche Tested


TO-220F
**Absolute Maximum Ratings* (T_c=25°C Unless otherwise noted)**

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DS}	100	V
Gate-Source Voltage	V_{GS}	± 20	V
Drain Current-Continuous	I_D	15	A
Drain Current-Continuous($T_c=100^\circ\text{C}$)	$I_D(100^\circ\text{C})$	6.5	A
Pulsed Drain Current	I_{DM}	58	A
Maximum Power Dissipation	P_D	30	W
Derating factor		0.24	W/ $^\circ\text{C}$
Single pulse avalanche energy (Note 5)	E_{AS}	150	mJ
Operating Junction and Storage Temperature Range	T_J, T_{STG}	-55 To 150	$^\circ\text{C}$

Thermal Characteristics

Thermal Resistance, Junction-to-Case (Note 2)	$R_{\theta JC}$	4.17	°C/W
---	-----------------	------	------

Electrical Characteristics ($T_C=25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	$\text{V}_{\text{GS}}=0\text{V}, \text{I}_D=250\mu\text{A}$	100	110	-	V
Zero Gate Voltage Drain Current	I_{DSS}	$\text{V}_{\text{DS}}=100\text{V}, \text{V}_{\text{GS}}=0\text{V}$	-	-	1	μA
Gate-Body Leakage Current	I_{GSS}	$\text{V}_{\text{GS}}=\pm20\text{V}, \text{V}_{\text{DS}}=0\text{V}$	-	-	±100	nA
On Characteristics (Note 3)						
Gate Threshold Voltage	$\text{V}_{\text{GS(th)}}$	$\text{V}_{\text{DS}}=\text{V}_{\text{GS}}, \text{I}_D=250\mu\text{A}$	1.2	1.8	2.5	V
Drain-Source On-State Resistance	$\text{R}_{\text{DS(on)}}$	$\text{V}_{\text{GS}}=10\text{V}, \text{I}_D=5\text{A}$	-	105	140	$\text{m}\Omega$
Forward Transconductance	g_{FS}	$\text{V}_{\text{DS}}=25\text{V}, \text{I}_D=6\text{A}$	3.5	-	-	S
Dynamic Characteristics (Note 4)						
Input Capacitance	C_{iss}	$\text{V}_{\text{DS}}=25\text{V}, \text{V}_{\text{GS}}=0\text{V}, \text{F}=1.0\text{MHz}$	-	690	-	PF
Output Capacitance	C_{oss}		-	120	-	PF
Reverse Transfer Capacitance	C_{rss}		-	90	-	PF
Switching Characteristics (Note 4)						
Turn-on Delay Time	$\text{t}_{\text{d(on)}}$	$\text{V}_{\text{DD}}=30\text{V}, \text{I}_D=2\text{A}, \text{R}_{\text{L}}=15\Omega$ $\text{V}_{\text{GS}}=10\text{V}, \text{R}_{\text{G}}=2.5\Omega$	-	11	-	nS
Turn-on Rise Time	t_r		-	7.4	-	nS
Turn-Off Delay Time	$\text{t}_{\text{d(off)}}$		-	35	-	nS
Turn-Off Fall Time	t_f		-	9.1	-	nS
Total Gate Charge	Q_g	$\text{V}_{\text{DS}}=30\text{V}, \text{I}_D=3\text{A}, \text{V}_{\text{GS}}=10\text{V}$	-	15.5	-	nC
Gate-Source Charge	Q_{gs}		-	3.2	-	nC
Gate-Drain Charge	Q_{gd}		-	4.7	-	nC
Drain-Source Diode Characteristics						
Diode Forward Voltage (Note 3)	V_{SD}	$\text{V}_{\text{GS}}=0\text{V}, \text{I}_s=9\text{A}$	-	-	1.2	V
Diode Forward Current (Note 2)	I_s	$\text{T}_{\text{j}} = 25^\circ\text{C}, \text{IF} = 6\text{A}$ $d\text{i}/dt = 100\text{A}/\mu\text{s}(\text{Note 3})$	-	-	9.6	A
Reverse Recovery Time	t_{rr}		-	21	-	nS
Reverse Recovery Charge	Q_{rr}		-	97	-	nC
Forward Turn-On Time	t_{on}	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

Notes:

1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board, $t \leqslant 10$ sec.
3. Pulse Test: Pulse Width $\leqslant 300\mu\text{s}$, Duty Cycle $\leqslant 2\%$.
4. Guaranteed by design, not subject to production
5. EAS condition : $\text{T}_{\text{j}}=25^\circ\text{C}, \text{V}_{\text{DD}}=50\text{V}, \text{V}_{\text{G}}=10\text{V}, \text{L}=0.5\text{mH}, \text{R}_{\text{G}}=25\Omega$

Typical Characteristics




Figure 1 Output Characteristics




Figure 4 Rdson-JunctionTemperature




Figure 2 Transfer Characteristics




Figure 5 Gate Charge




Figure 3 Rdson- Drain Current




Figure 6 Source- Drain Diode Forward

Typical Characteristics (Continued)




Figure 7 Capacitance vs Vds




Figure 9 BV_{DSS} vs Junction Temperature




Figure 8 Safe Operation Area




Figure 10 $V_{GS(\text{th})}$ vs Junction Temperature






Figure 11 Normalized Maximum Transient Thermal Impedance

Test Circuit


1) E_{AS} test Circuit



2) Gate charge test Circuit




3) Switch Time Test Circuit



Package Dimension

TO-220F

Unit: mm



Symbol	Size		Symbol	Size		Symbol	Size		Symbol	Size	
	Min	Max		Min	Max		Min	Max		Min	Max
W	9.96	10.36	W4	0.25	0.45	L3	12.78	13.18	T3	0.45	0.60
W1	2.54 (TYP)		L	15.67	16.07	T	4.50	4.90	G(Φ)	3.08	3.28
W2	0.70	0.90	L1	6.48	6.88	T1	2.34	2.74			
W3	1.24	1.47	L2	3.20	3.40	T2	2.56	2.96			